### CS:APP Chapter 4 Computer Architecture

## Pipelined Implementation

Randal E. Bryant adapted by Jason Fritts

http://csapp.cs.cmu.edu

CS:APP2e

### **Overview**

#### **General Principles of Pipelining**

- Goal
- Difficulties

#### **Creating a Pipelined Y86 Processor**

- Rearranging SEQ to create pipelined datapath, PIPE
- Inserting pipeline registers
- Problems with data and control hazards

### Fundamentals of Pipelining

### **Real-World Pipelines: Car Washes**

#### **Sequential**



#### **Pipelined**




#### Parallel



Idea

- Divide process into independent stages
- Move objects through stages in sequence
- At any given times, multiple objects being processed


### **Computational Example**



#### System

- Computation requires total of 300 picoseconds
- Additional 20 picoseconds to save result in register
- Must have clock cycle of at least 320 ps

### **3-Way Pipelined Version**




#### System

- Divide combinational logic into 3 blocks of 100 ps each
- Can begin new operation as soon as previous one passes through stage A.
  - Begin new operation every 120 ps
- Overall latency increases
  - 360 ps from start to finish


### **Pipeline Diagrams**

#### Unpipelined





Cannot start new operation until previous one completes

#### **3-Way Pipelined**




Up to 3 operations in process simultaneously





CS:APP2e

### **Limitations: Nonuniform Delays**



- Throughput limited by slowest stage
- Other stages sit idle for much of the time
- Challenging to partition system into balanced stages

instruction memory	220ps	
decode	70ps	
register fetch	120ps	
ALU	180ps	
data memory	260ps	
register writeback	120ps	20ps delay for bardware register at

Single-cycle processor:

- Clock cycle = 220 + 70 + 120 + 180 + 260 + 120 + 20 = 990ps
- Clock freq = 1 / 990ps = 1 / 990\*10<sup>-12</sup> = 1.01 GHz

#### Combine and/or split stages for pipelining

- Need to balance time per stage since clock freq determined by slowest time
- Must maintain original order of stages, so can't combine nonneighboring stages (e.g. can't combine decode & data mem)

end of cycle

instruction memory	220ps
decode	70ps
register fetch	120ps
ALU	180ps
data memory	260ps
register writeback	120ps

20ps delay added for hardware register at end of each cycle

#### **3-stage pipeline:**

- Best combination for minimizing clock cycle time:
  - 1<sup>st</sup> stage *instr mem* & *decode*: 220 + 70 + 20 = 310ps
  - 2<sup>nd</sup> stage *reg fetch* & *ALU*: 120 + 180 + 20 = 320ps
  - 3<sup>rd</sup> stage *data mem* & *reg WB*: 260 + 120 + 20 = 400ps
- Slowest stage is 400ps, so clock cycle time is 400ps
- Clock freq = 1 / 400ps = 1 / 400\*10<sup>-12</sup> = 2.5 GHz

instruction memory	220ps
decode	70ps
register fetch	120ps
ALU	180ps
data memory	260ps
register writeback	120ps

20ps delay added for hardware register at end of each cycle

#### 5-stage pipeline:

Best combination for minimizing clock cycle time:

1 <sup>st</sup> stage – instr mem:	220 + 20ps	= 240ps
2 <sup>nd</sup> stage – decode & reg fetch:	70 + 120 + 20ps	= 210ps
• 3 <sup>rd</sup> stage – ALU:	180 + 20ps	= 200ps
4 <sup>th</sup> stage – data mem:	260 + 20ps	= 280ps
• 5 <sup>th</sup> stage – <i>reg WB</i> :	120 + 20ps	= 140ps

- Slowest stage is 400ps, so clock cycle time is 280ps
- Clock freq = 1 / 280ps = 1 / 280\*10<sup>-12</sup> = 3.57 GHz


instruction memory	220ps
decode	70ps
register fetch	120ps
ALU	180ps
data memory	260ps
register writeback	120ps

20ps delay added for hardware register at end of each cycle

#### 9-stage pipeline:

- Assuming can split stages evenly into halves, thirds, or quarters
  - not a valid assumption, but useful for simplifying problem
- Best combination for minimizing clock cycle time:
  - Each circuit is its own stage, with 20ps added delay for reg
  - Split instr mem circuit into two stages, each 110+20ps
  - Split data mem circuit into two stages, each 130+20ps
  - Split ALU circuit into two stages, each 90+20ps
- Slowest stage is 150ps, so clock cycle time is 150ps
- Clock freq = 1 / 150ps = 1 / 150\*10<sup>-12</sup> = 6.67 GHz

### **Limitations: Register Overhead**



Clock

Delay = 420 ps, Throughput = 14.29 GIPS

- As try to deepen pipeline, overhead of loading registers becomes more significant
- Percentage of clock cycle spent loading register:
  - 1-stage pipeline: 6.25%
  - 3-stage pipeline: 16.67%
  - 6-stage pipeline: 28.57%
- High speeds of modern processor designs obtained through very deep pipelining

- 14 -


### Converting SEQ to PIPE, a pipelined datapath

### **SEQ Hardware**

- Stages occur in sequence
- One operation in process at a time


To convert to pipelined datapath, start by adding registers between stages, resulting in 5 pipeline stages:

- Fetch
- Decode
- Execute
- Memory
- Writeback



– 16 –

### **Converting to pipelined datapath**



- 17 -

CS:APP2e

# Problem: Fetching a new instruction each cycle

**Two problems** 


- PC generated in last stage of SEQ datapath
- PC sometimes not available until end of Execute or Memory stage
- PC needs to be computed early
  - In order to fetch a new instruction every cycle, PC generation must be moved to first stage of datapath
  - Solve first problem by moving PC generation from end of SEQ to beginning of SEQ
- **Use prediction to select PC early** 
  - Solve second problem by <u>predicting</u> next instruction from current instruction
  - If prediction is wrong, squash (kill) predicted instructions

### **SEQ+ Hardware**

- Still sequential implementation
- Reorder PC stage to put at beginning
- **PC Stage** 
  - Task is to select PC for current instruction
  - Based on results computed by previous instruction


#### **Processor State**

- PC is no longer stored in register
- But, can determine PC based on other stored information



- 19 -

#### Predicting the PC



- Start fetch of new instruction after current has been fetched
  - Not enough time to fully determine next instruction
- Attempt to predict which instruction will be next
  - Recover if prediction was incorrect

### **Our Prediction Strategy**

**Predict next instruction from current instruction** 

Instructions that Don't Transfer Control

- Predict next PC to be valP
- Always reliable

**Call and Unconditional Jumps** 

- Predict next PC to be valC (destination)
- Always reliable

**Conditional Jumps** 


- Predict next PC to be valC (destination)
- Only correct if branch is taken
  - Typically right 60% of time

**Return Instruction** 

Don't predict, just stall

- 21 -

### Recovering from PC Misprediction



**Mispredicted Jump** 

- Will see branch condition flag once instruction reaches memory stage
- Can get fall-through PC from valA (value M\_valA)

**Return Instruction** 

Will get return PC when ret reaches write-back stage (W\_valM)

### **Pipeline Stages**

#### Fetch

- Select current PC
- Read instruction
- Compute incremented PC

#### Decode

Read program registers

#### Execute

Operate ALU


#### Memory

-23-

Read or write data memory

#### Write Back

Update register file




### **PIPE- Hardware**

 Pipeline registers hold intermediate values from instruction execution

#### Forward (Upward) Paths

- Values passed from one stage to next
- Cannot jump past stages
  - e.g., valC passes through decode



### **Feedback Paths**

Important for distinguishing dependencies between pipeline stages

#### **Predicted PC**

Guess value of next PC

#### **Branch information**


- Jump taken/not-taken
- Fall-through or target address

#### **Return point**

Read from memory

#### **Register updates**

• To register file write ports




## **Signal Naming Conventions**

S\_Field

Value of Field held in stage S pipeline register

s\_Field

Value of Field computed in stage S



#### Dealing with Dependencies between Instructions

### Hazards

#### Hazards

Problems caused by dependencies between separate instructions in the pipeline

#### **Data Hazards**

- Instruction having register R as source follows shortly after instruction having register R as destination
- Common condition, don't want to slow down pipeline

#### **Control Hazards**

- Mispredict conditional branch
  - Our design predicts all branches as being taken
  - Naïve pipeline executes two extra instructions
- Getting return address for ret instruction
  - Naïve pipeline executes three extra instructions


### Dealing with Dependencies between Instructions

**Data Hazards** 

- 29 -

CS:APP2e

#### Data Dependencies - not a problem in SEQ



#### System


Each operation depends on result from preceding one

- 30 -

CS:APP2e


### Data Hazards

## - the problems caused by data dependences in pipelined datapaths




- Result does not feed back around in time for next operation
- Pipelining has changed behavior of system

#### Data Dependencies between Instructions




- Result from one instruction used as operand for another
  - Read-after-write (RAW) dependency
- Very common in actual programs
- Must make sure our pipeline handles these properly
  - Get correct results
  - Minimize performance impact

#### Data Dependencies – Loop-Carried Dependencies



CS:APP2e


### **Pipeline Demonstration**



- 34 -


CS:APP2e

### **Data Dependencies: 3 Nop's**




- 35 -


### **Data Dependencies: 2 Nop's**



#### **Data Dependencies: 1 Nop**




### **Data Dependencies: No Nop**



CS:APP2e

# **Stalling for Data Dependencies**



- If instruction follows too closely after one that writes register, slow it down
- Hold instruction in decode
- Dynamically inject nop into execute stage

# **Stall Condition**

#### **Source Registers**


 srcA and srcB of current instruction in decode stage

#### **Destination Registers**

- dstE and dstM fields
- Instructions in execute, memory, and write-back stages

#### **Special Case**

- Don't stall for register ID 15 (0xF)
  - Indicates absence of register operand
- 40 Don't stall for failed conditional move



## **Detecting Stall Condition**

1


F

#### # demo-h2.ys

- 0x000: irmovl \$10,%edx
- 0x006: irmovl \$3,%eax
- 0x00c: nop
- 0x00d: nop


#### bubble

- 0x00e: addl %edx,%eax
- 0x010: halt



- 41 -

# **Stalling X3**



# What Happens When Stalling?

#### # demo-h0.ys


0x000:	irmovl	\$10,%edx
0x006:	irmovl	\$3,%eax
0x00c:	addl %e	edx,%eax

0x00e:	halt
--------	------


	Cycle 8							
Write Back	bubble							
Memory	bubble							
Execute	0x00c: addl %edx,%eax							
Decode	0x00e: halt							
Fetch								

- Stalling instruction held back in decode stage
- Following instruction stays in fetch stage
- Bubbles injected into execute stage
  - Like dynamically generated nop's
  - Move through later stages

## **Pipeline Register Modes**



# **Implementing Stalling**



#### **Pipeline Control**

- Combinational logic detects stall condition
- Sets mode signals for how pipeline registers should update

CS:APP2e

- 45 -

# **Data Forwarding**

#### Naïve Pipeline

- Register isn't written until completion of write-back stage
- Source operands read from register file in decode stage
  - Needs to be in register file at start of stage

**Observation** 

Value generated in execute or memory stage

#### Trick

- Pass value directly from generating instruction to decode stage
- Needs to be available at end of decode stage

# **Data Forwarding Example**

# demo-h2.ys 0x000: irmovl \$10,%edx 0x006: irmovl \$3,%eax 0x00c: nop 0x00d: nop 0x00e: addl %edx,%eax 0x010: halt

5 Е D Μ W F D Е Μ W F D Е Μ W F Е Μ W D F Е D Μ W F D Е Μ W Cycle 6 W W dstE = %eax R[  $eax ] \leftarrow 3$  $W_valE = 3$ • D valA  $\leftarrow R[$  edx] = 10 srcA = %edx srcB = %eax valB  $\leftarrow$  W\_valE = 3

6

2

F

3

4


7

8 9

10

- irmovl in writeback stage
- Destination value in W pipeline register
- Forward as valB for decode stage

CS:APP2e



W valE W valM m\_valM Data memory M\_valE e\_valE CC AL U E valA, E valB, E\_srcA, E\_srcB valA, valB, Regist file Write back valF PC increment predPC f pc

W\_valE, W\_valM, W\_dstE, W\_dstM

# **Data Forwarding Example #2**

#### # demo-h0.ys


- 0x000: irmovl \$10,%edx
- 0x006: irmovl \$3,%eax
- 0x00c: addl %edx,%eax
- 0x00e: halt

#### Register %edx

- Generated by ALU during previous cycle
- Forward from memory as valA

#### **Register** %eax

- Value just generated by ALU
- Forward from execute as valB



- 49 -


# **Forwarding Priority**


F

- # demo-priority.ys
- 0x000: irmovl \$1, %eax
- 0x006: irmovl \$2, %eax
  0x00c: irmovl \$3, %eax
- 0x012: rrmovl %eax, %edx
- 0x014: halt

#### Multiple Forwarding Choices

- Which one should have priority
- Match serial semantics
- Use matching value from earliest pipeline stage







### Implementing Forwarding

- Add additional feedback paths from E, M, and W pipeline registers into decode stage
- Create logic blocks to select from multiple sources for valA and valB in decode stage

CS:APP2e

### **Implementing Forwarding**






];


CS:APP2e

# **Limitation of Forwarding**




#### Load-use dependency

- Value needed by end of decode stage in cycle 7
- Value read from memory in memory stage of cycle 8




### **Avoiding Load/Use Hazard**



- 54 -

#### **Detecting Load/Use Hazard**




Condition	Trigger
Load/Use Hazard	E_icode in { IMRMOVL, IPOPL } &&
	E_dstM in { d_srcA, d_srcB }

- 55 -

CS:APP2e

# **Control for Load/Use Hazard**



- Stall instructions in fetch and decode stages
- Inject bubble into execute stage

Condition	F	D	E	Μ	W
Load/Use Hazard	stall	stall	bubble	normal	normal

#### Dealing with Dependencies between Instructions

**Control Hazards** 

### **Branch Misprediction Example**

demo-j.ys


<b>0x000:</b>	<pre>xorl %eax,%eax</pre>	
<b>0x002:</b>	jne t	# Not taken
<b>0x007:</b>	irmovl \$1, %eax	# Fall through
0x00d:	nop	
0x00e:	nop	
0x00f:	nop	
<b>0x010:</b>	halt	
0x011: t:	irmovl \$3, %edx	<pre># Target (Should not execute)</pre>
<b>0x017:</b>	irmovl \$4, %ecx	<pre># Should not execute</pre>
0x01d:	irmovl \$5, %edx	<pre># Should not execute</pre>

#### Should only execute first 8 instructions

### **Branch Misprediction Trace**


# demo-j	1	2	3	4	5	6	7	8	9
0x000: xorl %eax,%eax	F	D	Е	М	W		_		
0x002: jne t # Not taken		F	D	E	М	W			
0x011: t: irmovl \$3, %edx #	Targ	ret	F	D	Е	Μ	W		1
0x017: irmovl \$4, %ecx #	Targ	et+1		F	D	Е	Μ	W	
0x007: irmovl \$1, %eax #	Fall	Thr	ough		F	D	Е	Μ	W

#### Incorrectly execute two instructions at branch target



CS:APP2e

# **Handling Misprediction**




#### **Predict branch as taken**

Fetch 2 instructions at target

#### **Cancel when mispredicted**


- Detect branch not-taken in execute stage
- On following cycle, replace instructions in execute and decode by bubbles
- No side effects have occurred yet

## **Detecting Mispredicted Branch**



Condition	Trigger
<b>Mispredicted Branch</b>	E_icode = IJXX & !e_Cnd

# **Control for Misprediction**



Condition	F	D	E	М	W
<b>Mispredicted Branch</b>	normal	bubble	bubble	normal	normal

#### **Return Example**

demo-retb.ys

```
0x000:
         irmovl Stack,%esp # Initialize stack pointer
0x006:
                         # Procedure call
         call p
0x00b:
         irmovl $5,%esi  # Return point
0x011:
        halt
0x020: .pos 0x20
0x020: p: irmovl $-1,%edi  # procedure
0x026: ret
0x027: irmovl $1,%eax # Should not be executed
0x02d: irmovl $2,%ecx # Should not be executed
0x033:
         irmovl $3,%edx  # Should not be executed
0x039:
         irmovl $4,%ebx # Should not be executed
0x100: .pos 0x100
0x100: Stack:
                          # Stack: Stack pointer
```


#### Previously executed three additional instructions

### **Incorrect Return Example**

#### # demo-ret

0x023:	ret	F	D	Е	Μ	W				
0x024:	irmovl \$1,%eax # (	Dops!	F	D	Е	Μ	W		_	
0x02a:	irmovl \$2,%ecx # (	). Dops!		F	D	Е	Μ	W		_
0x030:	irmovl \$3,%edx # (	).	-		F	D	Е	Μ	W	
0x00e:	irmovl \$5,%esi # B	Retur	n			F	D	E	Μ	


#### Incorrectly execute 3 instructions following ret




W

- 64 -

# **Correct Return Example**



## **Detecting Return**



Condition	Trigger
Processing ret	<pre>IRET in { D_icode, E_icode, M_icode }</pre>

CS:APP2e

### **Control for Return**

#### # demo-retb

0x026:	ret	F	D	Е	М	W		_		
	bubble		F	D	Ш	М	W			
	bubble			F	D	Е	М	W		
	bubble				F	D	Е	М	W	
0x00b:	irmovl \$5,%esi #	Retur	n			F	D	E	Μ	W

Condition	F	D	E	Μ	W
Processing ret	stall	bubble	normal	normal	normal

# **Special Control Cases**


#### Detection

Condition	Trigger
Processing ret	IRET in { D_icode, E_icode, M_icode }
Load/Use Hazard	E_icode in { IMRMOVL, IPOPL } && E_dstM in { d_srcA, d_srcB }
Mispredicted Branch	E_icode = IJXX & !e_Cnd

#### Action (on next cycle)

Condition	F	D	E	М	W
Processing ret	stall	bubble	normal	normal	normal
Load/Use Hazard	stall	stall	bubble	normal	normal
<b>Mispredicted Branch</b>	normal	bubble	bubble	normal	normal

# **Implementing Pipeline Control**



- Combinational logic generates pipeline control signals
- Action occurs at start of following cycle

- 69 -

# **Pipeline Control Logic**

- A sequence of control instructions complicates the control logic
  - in particular, should stall in Decode stage (instead of bubble, as an initial inspection suggests)
- Load/use hazard should get priority
- ret instruction should be held in decode stage for additional cycle

Condition	F	D	E	Μ	W
Processing ret	stall	bubble	normal	normal	normal
Load/Use Hazard	stall	stall	bubble	normal	normal
Combination	stall	<u>stall</u>	bubble	normal	normal

# **Pipeline Summary**

#### Concept

- Break instruction execution into 5 stages
- Run instructions through in pipelined mode

#### Limitations

- Can't handle dependencies between instructions when instructions follow too closely
- Data dependencies
  - One instruction writes register, later one reads it
- Control dependency
  - Instruction sets PC in way that pipeline did not predict correctly
  - Mispredicted branch and return

# **Pipeline Summary**

#### **Data Hazards**

- Most handled by forwarding
  - No performance penalty
- Load/use hazard requires one cycle stall

#### **Control Hazards**

- Cancel instructions when detect mispredicted branch
  - Two clock cycles wasted
- Stall fetch stage while ret passes through pipeline
  - Three clock cycles wasted
- **Control Combinations** 
  - Must analyze carefully
  - First version had subtle bug
    - Only arises with unusual instruction combination