


# Chapter 5 – Datapath Circuits









## *Digital Design and Computer Architecture: ARM® Edition*

Sarah L. Harris and David Money Harris



# Chapter 5 :: Topics


- Introduction
- **Datapath Circuits**
- Number Systems
- Sequential Building Blocks
- Memory Arrays
- Logic Arrays

Application Software	<code>&gt;"hello world!"</code>
Operating Systems	
Architecture	
Micro-architecture	
<b>Logic</b>	
Digital Circuits	
Analog Circuits	
Devices	
Physics	





# Introduction

- **Digital building blocks:**
  - Gates, multiplexers, decoders, registers, arithmetic circuits, counters, memory arrays, logic arrays
- **Building blocks demonstrate hierarchy, modularity, and regularity:**
  - Hierarchy of simpler components
  - Well-defined interfaces and functions
  - Regular structure easily extends to different sizes
- **Will use these building blocks in Chapter 7 to build microprocessor**




# Combinational Building Blocks

- Multiplexers
- Decoders



# Multiplexer (Mux)

- Selects between one of  $N$  inputs to connect to output
- $\log_2 N$ -bit select input – control input
- Example:



$S$	$D_1$	$D_0$	$Y$
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	0
1	1	0	1
1	1	1	1

$S$	$Y$
0	$D_0$
1	$D_1$




# Multiplexer Implementations

- **Logic gates**

- Sum-of-products form


	$D_0 D_1$	00	01	11	10
$S$	0	0	0	1	1
	1	0	1	1	0

$$Y = D_0 \bar{S} + D_1 S$$



- **Tristates**

- For an N-input mux, use N tristates
- Turn on exactly one to select the appropriate input




# Logic using Multiplexers

## Using mux as a lookup table

<i>A</i>	<i>B</i>	<i>Y</i>
0	0	0
0	1	0
1	0	0
1	1	1

$$Y = AB$$



# Logic using Multiplexers


Reducing the size of the mux

$$Y = AB$$

A	B	Y
0	0	0
0	1	0
1	0	0
1	1	1


  

A	Y
0	0
1	B




# Decoders



- $N$  inputs,  $2^N$  outputs
- **One-hot** outputs: only one output **HIGH** at once



$A_1$	$A_0$	$Y_3$	$Y_2$	$Y_1$	$Y_0$
0	0	0	0	0	1
0	1	0	0	1	0
1	0	0	1	0	0
1	1	1	0	0	0




# Decoder Implementation




# Logic Using Decoders

## OR minterms



# 1-Bit Adders

## Half Adder




A	B	$C_{out}$	S
0	0		
0	1		
1	0		
1	1		

$$S = A \oplus B$$

$$C_{out} = A \cdot B$$


## Full Adder



$C_{in}$	A	B	$C_{out}$	S
0	0	0		
0	0	1		
0	1	0		
0	1	1		
1	0	0		
1	0	1		
1	1	0		
1	1	1		


$$S = A \oplus B \oplus C_{in}$$

$$C_{out} = A \cdot B + (A \oplus B) \cdot C_{in}$$



# 1-Bit Adders

## Half Adder




A	B	$C_{out}$	S
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0

$$S =$$

$$C_{out} =$$

## Full Adder



$C_{in}$	A	B	$C_{out}$	S
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1


$$S =$$

$$C_{out} =$$



# 1-Bit Adders

## Half Adder




A	B	$C_{out}$	S
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0

$$S = A \oplus B$$

$$C_{out} = AB$$


## Full Adder



$C_{in}$	A	B	$C_{out}$	S
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1


$$S = A \oplus B \oplus C_{in}$$

$$C_{out} = AB + AC_{in} + BC_{in}$$





# Multibit Adders (CPAs)

- Types of carry propagate adders (CPAs):
  - Ripple-carry (slow)
  - Carry-lookahead (fast)
  - Prefix (faster)
- Carry-lookahead and prefix adders faster for large adders but require more hardware






# Ripple-Carry Adder

- Chain 1-bit adders together
- Carry ripples through entire chain
- Disadvantage: **slow**




# Subtractor

## Symbol




# Subtractor

## Symbol






## Implementation




# Comparator: Equality

## Symbol




# Comparator: Equality


## Symbol



## Implementation




# Comparator: Less Than



# ALU: Arithmetic Logic Unit

## ALU should perform:

- Addition
- Subtraction
- AND
- OR




# ALU: Arithmetic Logic Unit

ALUControl <sub>1:0</sub>	Function
00	Add
01	Subtract
10	AND
11	OR




# ALU: Arithmetic Logic Unit

ALUControl <sub>1:0</sub>	Function
00	Add
01	Subtract
10	AND
11	OR



# ALU: Arithmetic Logic Unit

ALUControl <sub>1:0</sub>	Function
00	Add
01	Subtract
10	AND
11	OR



**Example: Perform  $A + B$**

$ALUControl = 00$


$Result = A + B$



# ALU: Arithmetic Logic Unit

ALUControl <sub>1:0</sub>	Function
00	Add
01	Subtract
10	AND
11	OR

**Example: Perform A OR B**



# ALU: Arithmetic Logic Unit


ALUControl <sub>1:0</sub>	Function
00	Add
01	Subtract
10	AND
11	OR

## Example: Perform $A \text{ OR } B$

$ALUControl_{1:0} = 11$

Mux selects output of OR gate as *Result*, so


**$Result = A \text{ OR } B$**



# ALU: Arithmetic Logic Unit

ALUControl <sub>1:0</sub>	Function
00	Add
01	Subtract
10	AND
11	OR

**Example: Perform  $A + B$**



# ALU: Arithmetic Logic Unit

ALUControl <sub>1:0</sub>	Function
00	Add
01	Subtract
10	AND
11	OR

## Example: Perform $A + B$

$ALUControl_{1:0} = 00$


$ALUControl_0 = 0$ , so:

Cin to adder = 0

2<sup>nd</sup> input to adder is  $B$


Mux selects *Sum* as *Result*, so

**$Result = A + B$**





# ALU with Status Flags


Flag	Description
<i>N</i>	Result is <b>N</b> egative
<i>Z</i>	Result is <b>Z</b> ero
<i>C</i>	Adder produces <b>C</b> arry out
<i>V</i>	Adder o <b>V</b> erflowed



# ALU with Status Flags



# ALU with Status Flags: **N**egative




**N = 1** if:

*Result is negative*

**So, N** is connected to most significant bit of *Result*




# ALU with Status Flags: Zero



**Z = 1** if:  
**all** of the bits of *Result*  
 are 0



# ALU with Status Flags: Carry



**C = 1** if:


C<sub>out</sub> of Adder is 1

**AND**

ALU is adding or subtracting (ALUControl is 00 or 01)




# ALU with Status Flags: oVerflow




$V = 1$  if:

The addition of 2 **same-signed numbers** produces a result with the **opposite sign**




# ALU with Status Flags: oVerflow




$V = 1$  if:

ALU is performing addition or subtraction  
( $ALUControl_1 = 0$ )



# ALU with Status Flags: oVerflow




$V = 1$  if:


ALU is performing addition or subtraction  
( $ALUControl_1 = 0$ )

**AND**

A and Sum have opposite signs



# ALU with Status Flags: oVerflow



$V = 1$  if:

ALU is performing addition or subtraction  
( $ALUControl_1 = 0$ )

**AND**

A and Sum have opposite signs


**AND**

A and B have same signs upon addition **OR**

A and B have different signs upon subtraction



# ALU with Status Flags: oVerflow



$V = 1$  if:

ALU is performing addition or subtraction  
( $ALUControl_1 = 0$ )

**AND**


A and Sum have opposite signs

**AND**


A and B have same signs upon addition  
( $ALUControl_0 = 0$ )

**OR**

A and B have different signs upon subtraction  
( $ALUControl_0 = 1$ )



# ALU with Status Flags



# Shifters

**Logical shifter:** shifts value to left or right and fills empty spaces with 0's


- Ex: **11001** >> 2 =
- Ex: **11001** << 2 =

**Arithmetic shifter:** same as logical shifter, but on right shift, fills empty spaces with the old most significant bit (msb)

- Ex: **11001** >>> 2 =
- Ex: **11001** <<< 2 =

**Rotator:** rotates bits in a circle, such that bits shifted off one end are shifted into the other end

- Ex: **11001** ROR 2 =
- Ex: **11001** ROL 2 =



# Shifters

## Logical shifter:

- Ex: 11001 >> 2 = 00110
- Ex: 11001 << 2 = 00100

## Arithmetic shifter:





- Ex: 11001 >>> 2 = 11110
- Ex: 11001 <<< 2 = 00100

## Rotator:

- Ex: 11001 ROR 2 = 01110
- Ex: 11001 ROL 2 = 00111



# Shifter Design



# Shifters as Multipliers, Dividers

- $A \ll N = A \times 2^N$ 
  - **Example:**  $00001 \ll 2 = 00100$  ( $1 \times 2^2 = 4$ )
  - **Example:**  $11101 \ll 2 = 10100$  ( $-3 \times 2^2 = -12$ )
- $A \gg N = A \div 2^N$ 
  - **Example:**  $01000 \gg 2 = 00010$  ( $8 \div 2^2 = 2$ )
  - **Example:**  $10000 \gg 2 = 11100$  ( $-16 \div 2^2 = -4$ )



# Multipliers

- **Partial products** formed by multiplying a single digit of the multiplier with multiplicand
- **Shifted** partial products **summed** to form result

## Decimal

$$\begin{array}{r} 230 \\ \times 42 \\ \hline 460 \\ + 920 \\ \hline 9660 \end{array}$$

$$230 \times 42 = 9660$$

## Binary

multiplicand	0101
multiplier	x 0111
partial products	<hr/> 0101 0101 0101 + 0000
result	<hr/> 0100011

$$5 \times 7 = 35$$



# 4 x 4 Multiplier

$$\begin{array}{r}
 \phantom{+} \phantom{A_3} \phantom{A_2} \phantom{A_1} \phantom{A_0} \\
 \phantom{+} \phantom{A_3} \phantom{A_2} \phantom{A_1} \phantom{A_0} \\
 \phantom{+} \phantom{A_3} \phantom{A_2} \phantom{A_1} \phantom{A_0} \\
 \phantom{+} \phantom{A_3} \phantom{A_2} \phantom{A_1} \phantom{A_0} \\
 + \phantom{A_3} \phantom{A_2} \phantom{A_1} \phantom{A_0} \\
 \hline
 P_7 \phantom{P_6} \phantom{P_5} \phantom{P_4} \phantom{P_3} \phantom{P_2} \phantom{P_1} \phantom{P_0}
 \end{array}$$

